STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
DMA Private Macros

DMA private macros. More...

Collaboration diagram for DMA Private Macros:

Macros

#define IS_DMA_REQUEST(REQUEST)
#define IS_BDMA_REQUEST(REQUEST)
#define IS_DMA_DIRECTION(DIRECTION)
#define IS_DMA_BUFFER_SIZE(SIZE)
#define IS_DMA_PERIPHERAL_INC_STATE(STATE)
#define IS_DMA_MEMORY_INC_STATE(STATE)
#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)
#define IS_DMA_MEMORY_DATA_SIZE(SIZE)
#define IS_DMA_MODE(MODE)
#define IS_DMA_PRIORITY(PRIORITY)
#define IS_DMA_FIFO_MODE_STATE(STATE)
#define IS_DMA_FIFO_THRESHOLD(THRESHOLD)
#define IS_DMA_MEMORY_BURST(BURST)
#define IS_DMA_PERIPHERAL_BURST(BURST)

Detailed Description

DMA private macros.

Macro Definition Documentation

◆ IS_BDMA_REQUEST

#define IS_BDMA_REQUEST ( REQUEST)
Value:
(((REQUEST) <= BDMA_REQUEST_DFSDM2_FLT0))

Definition at line 1256 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_BUFFER_SIZE

#define IS_DMA_BUFFER_SIZE ( SIZE)
Value:
(((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))

Definition at line 1263 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_DIRECTION

#define IS_DMA_DIRECTION ( DIRECTION)
Value:
(((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \
((DIRECTION) == DMA_MEMORY_TO_MEMORY))
#define DMA_MEMORY_TO_MEMORY
Memory to memory direction.
#define DMA_MEMORY_TO_PERIPH
Memory to peripheral direction.
#define DMA_PERIPH_TO_MEMORY
Peripheral to memory direction.

Definition at line 1259 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_FIFO_MODE_STATE

#define IS_DMA_FIFO_MODE_STATE ( STATE)
Value:
(((STATE) == DMA_FIFOMODE_DISABLE ) || \
((STATE) == DMA_FIFOMODE_ENABLE))
#define DMA_FIFOMODE_ENABLE
FIFO mode enable.
#define DMA_FIFOMODE_DISABLE
FIFO mode disable.

Definition at line 1290 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_FIFO_THRESHOLD

#define IS_DMA_FIFO_THRESHOLD ( THRESHOLD)
Value:
(((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || \
((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || \
((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || \
((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))
#define DMA_FIFO_THRESHOLD_1QUARTERFULL
FIFO threshold 1 quart full configuration.
#define DMA_FIFO_THRESHOLD_FULL
FIFO threshold full configuration.
#define DMA_FIFO_THRESHOLD_HALFFULL
FIFO threshold half full configuration.
#define DMA_FIFO_THRESHOLD_3QUARTERSFULL
FIFO threshold 3 quarts full configuration.

Definition at line 1293 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_MEMORY_BURST

#define IS_DMA_MEMORY_BURST ( BURST)
Value:
(((BURST) == DMA_MBURST_SINGLE) || \
((BURST) == DMA_MBURST_INC4) || \
((BURST) == DMA_MBURST_INC8) || \
((BURST) == DMA_MBURST_INC16))
#define DMA_MBURST_INC8
#define DMA_MBURST_SINGLE
#define DMA_MBURST_INC16
#define DMA_MBURST_INC4

Definition at line 1298 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_MEMORY_DATA_SIZE

#define IS_DMA_MEMORY_DATA_SIZE ( SIZE)
Value:
(((SIZE) == DMA_MDATAALIGN_BYTE) || \
((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
((SIZE) == DMA_MDATAALIGN_WORD ))
#define DMA_MDATAALIGN_HALFWORD
Memory data alignment: HalfWord.
#define DMA_MDATAALIGN_WORD
Memory data alignment: Word.
#define DMA_MDATAALIGN_BYTE
Memory data alignment: Byte.

Definition at line 1275 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_MEMORY_INC_STATE

#define IS_DMA_MEMORY_INC_STATE ( STATE)
Value:
(((STATE) == DMA_MINC_ENABLE) || \
((STATE) == DMA_MINC_DISABLE))
#define DMA_MINC_DISABLE
Memory increment mode disable.
#define DMA_MINC_ENABLE
Memory increment mode enable.

Definition at line 1268 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_MODE

#define IS_DMA_MODE ( MODE)
Value:
(((MODE) == DMA_NORMAL ) || \
((MODE) == DMA_CIRCULAR) || \
((MODE) == DMA_PFCTRL) || \
((MODE) == DMA_DOUBLE_BUFFER_M0) || \
((MODE) == DMA_DOUBLE_BUFFER_M1))
#define DMA_NORMAL
Normal mode.
#define DMA_DOUBLE_BUFFER_M1
Double buffer mode with first target memory M1.
#define DMA_CIRCULAR
Circular mode.
#define DMA_PFCTRL
Peripheral flow control mode.
#define DMA_DOUBLE_BUFFER_M0
Double buffer mode with first target memory M0.

Definition at line 1279 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_PERIPHERAL_BURST

#define IS_DMA_PERIPHERAL_BURST ( BURST)
Value:
(((BURST) == DMA_PBURST_SINGLE) || \
((BURST) == DMA_PBURST_INC4) || \
((BURST) == DMA_PBURST_INC8) || \
((BURST) == DMA_PBURST_INC16))
#define DMA_PBURST_SINGLE
#define DMA_PBURST_INC16
#define DMA_PBURST_INC4
#define DMA_PBURST_INC8

Definition at line 1303 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_PERIPHERAL_DATA_SIZE

#define IS_DMA_PERIPHERAL_DATA_SIZE ( SIZE)
Value:
(((SIZE) == DMA_PDATAALIGN_BYTE) || \
((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
((SIZE) == DMA_PDATAALIGN_WORD))
#define DMA_PDATAALIGN_BYTE
Peripheral data alignment: Byte.
#define DMA_PDATAALIGN_WORD
Peripheral data alignment: Word.
#define DMA_PDATAALIGN_HALFWORD
Peripheral data alignment: HalfWord.

Definition at line 1271 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_PERIPHERAL_INC_STATE

#define IS_DMA_PERIPHERAL_INC_STATE ( STATE)
Value:
(((STATE) == DMA_PINC_ENABLE) || \
((STATE) == DMA_PINC_DISABLE))
#define DMA_PINC_DISABLE
Peripheral increment mode disable.
#define DMA_PINC_ENABLE
Peripheral increment mode enable.

Definition at line 1265 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_PRIORITY

#define IS_DMA_PRIORITY ( PRIORITY)
Value:
(((PRIORITY) == DMA_PRIORITY_LOW ) || \
((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
((PRIORITY) == DMA_PRIORITY_HIGH) || \
((PRIORITY) == DMA_PRIORITY_VERY_HIGH))
#define DMA_PRIORITY_LOW
Priority level: Low.
#define DMA_PRIORITY_HIGH
Priority level: High.
#define DMA_PRIORITY_MEDIUM
Priority level: Medium.
#define DMA_PRIORITY_VERY_HIGH
Priority level: Very High.

Definition at line 1285 of file stm32h7xx_hal_dma.h.

◆ IS_DMA_REQUEST

#define IS_DMA_REQUEST ( REQUEST)
Value:
(((REQUEST) <= DMA_REQUEST_USART10_TX))

Definition at line 1250 of file stm32h7xx_hal_dma.h.