|
STAR
Cal STAR — firmware, DAQ server, and engine design
|
Macros | |
| #define | RCC_CRS_SYNC_DIV1 (0x00000000U) |
| Synchro Signal not divided (default). | |
| #define | RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 |
| Synchro Signal divided by 2. | |
| #define | RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 |
| Synchro Signal divided by 4. | |
| #define | RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) |
| Synchro Signal divided by 8. | |
| #define | RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 |
| Synchro Signal divided by 16. | |
| #define | RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) |
| Synchro Signal divided by 32. | |
| #define | RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) |
| Synchro Signal divided by 64. | |
| #define | RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV |
| Synchro Signal divided by 128. | |
| #define RCC_CRS_SYNC_DIV1 (0x00000000U) |
Synchro Signal not divided (default).
Definition at line 1668 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV |
Synchro Signal divided by 128.
Definition at line 1675 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 |
Synchro Signal divided by 16.
Definition at line 1672 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 |
Synchro Signal divided by 2.
Definition at line 1669 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) |
Synchro Signal divided by 32.
Definition at line 1673 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 |
Synchro Signal divided by 4.
Definition at line 1670 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) |
Synchro Signal divided by 64.
Definition at line 1674 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) |
Synchro Signal divided by 8.
Definition at line 1671 of file stm32h7xx_hal_rcc_ex.h.