|
STAR
Cal STAR — firmware, DAQ server, and engine design
|
Macros | |
| #define | RCC_APB2_DIV1 RCC_CDCFGR2_CDPPRE2_DIV1 |
| #define | RCC_APB2_DIV2 RCC_CDCFGR2_CDPPRE2_DIV2 |
| #define | RCC_APB2_DIV4 RCC_CDCFGR2_CDPPRE2_DIV4 |
| #define | RCC_APB2_DIV8 RCC_CDCFGR2_CDPPRE2_DIV8 |
| #define | RCC_APB2_DIV16 RCC_CDCFGR2_CDPPRE2_DIV16 |
| #define RCC_APB2_DIV1 RCC_CDCFGR2_CDPPRE2_DIV1 |
Definition at line 454 of file stm32h7xx_hal_rcc.h.
Referenced by SystemClock_Config().
| #define RCC_APB2_DIV16 RCC_CDCFGR2_CDPPRE2_DIV16 |
Definition at line 458 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB2_DIV2 RCC_CDCFGR2_CDPPRE2_DIV2 |
Definition at line 455 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB2_DIV4 RCC_CDCFGR2_CDPPRE2_DIV4 |
Definition at line 456 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB2_DIV8 RCC_CDCFGR2_CDPPRE2_DIV8 |
Definition at line 457 of file stm32h7xx_hal_rcc.h.