|
STAR
Cal STAR — firmware, DAQ server, and engine design
|
Macros | |
| #define | RCC_APB3_DIV1 RCC_CDCFGR1_CDPPRE_DIV1 |
| #define | RCC_APB3_DIV2 RCC_CDCFGR1_CDPPRE_DIV2 |
| #define | RCC_APB3_DIV4 RCC_CDCFGR1_CDPPRE_DIV4 |
| #define | RCC_APB3_DIV8 RCC_CDCFGR1_CDPPRE_DIV8 |
| #define | RCC_APB3_DIV16 RCC_CDCFGR1_CDPPRE_DIV16 |
| #define RCC_APB3_DIV1 RCC_CDCFGR1_CDPPRE_DIV1 |
Definition at line 413 of file stm32h7xx_hal_rcc.h.
Referenced by SystemClock_Config().
| #define RCC_APB3_DIV16 RCC_CDCFGR1_CDPPRE_DIV16 |
Definition at line 417 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB3_DIV2 RCC_CDCFGR1_CDPPRE_DIV2 |
Definition at line 414 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB3_DIV4 RCC_CDCFGR1_CDPPRE_DIV4 |
Definition at line 415 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB3_DIV8 RCC_CDCFGR1_CDPPRE_DIV8 |
Definition at line 416 of file stm32h7xx_hal_rcc.h.