|
STAR
Cal STAR — firmware, DAQ server, and engine design
|
Macros | |
| #define | RCC_APB4_DIV1 RCC_SRDCFGR_SRDPPRE_DIV1 |
| #define | RCC_APB4_DIV2 RCC_SRDCFGR_SRDPPRE_DIV2 |
| #define | RCC_APB4_DIV4 RCC_SRDCFGR_SRDPPRE_DIV4 |
| #define | RCC_APB4_DIV8 RCC_SRDCFGR_SRDPPRE_DIV8 |
| #define | RCC_APB4_DIV16 RCC_SRDCFGR_SRDPPRE_DIV16 |
| #define RCC_APB4_DIV1 RCC_SRDCFGR_SRDPPRE_DIV1 |
Definition at line 474 of file stm32h7xx_hal_rcc.h.
Referenced by SystemClock_Config().
| #define RCC_APB4_DIV16 RCC_SRDCFGR_SRDPPRE_DIV16 |
Definition at line 478 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB4_DIV2 RCC_SRDCFGR_SRDPPRE_DIV2 |
Definition at line 475 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB4_DIV4 RCC_SRDCFGR_SRDPPRE_DIV4 |
Definition at line 476 of file stm32h7xx_hal_rcc.h.
| #define RCC_APB4_DIV8 RCC_SRDCFGR_SRDPPRE_DIV8 |
Definition at line 477 of file stm32h7xx_hal_rcc.h.