|
STAR
Cal STAR — firmware, DAQ server, and engine design
|
Macros | |
| #define | RCC_PLL2VCIRANGE_0 RCC_PLLCFGR_PLL2RGE_0 |
| Clock range frequency between 1 and 2 MHz. | |
| #define | RCC_PLL2VCIRANGE_1 RCC_PLLCFGR_PLL2RGE_1 |
| Clock range frequency between 2 and 4 MHz. | |
| #define | RCC_PLL2VCIRANGE_2 RCC_PLLCFGR_PLL2RGE_2 |
| Clock range frequency between 4 and 8 MHz. | |
| #define | RCC_PLL2VCIRANGE_3 RCC_PLLCFGR_PLL2RGE_3 |
| Clock range frequency between 8 and 16 MHz. | |
| #define RCC_PLL2VCIRANGE_0 RCC_PLLCFGR_PLL2RGE_0 |
Clock range frequency between 1 and 2 MHz.
Definition at line 493 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_PLL2VCIRANGE_1 RCC_PLLCFGR_PLL2RGE_1 |
Clock range frequency between 2 and 4 MHz.
Definition at line 494 of file stm32h7xx_hal_rcc_ex.h.
Referenced by HAL_ADC_MspInit().
| #define RCC_PLL2VCIRANGE_2 RCC_PLLCFGR_PLL2RGE_2 |
Clock range frequency between 4 and 8 MHz.
Definition at line 495 of file stm32h7xx_hal_rcc_ex.h.
| #define RCC_PLL2VCIRANGE_3 RCC_PLLCFGR_PLL2RGE_3 |
Clock range frequency between 8 and 16 MHz.
Definition at line 496 of file stm32h7xx_hal_rcc_ex.h.