STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
DLYB_TypeDef Struct Reference

Delay Block DLYB. More...

#include <stm32h723xx.h>

Public Attributes

__IO uint32_t CR
 DELAY BLOCK control register, Address offset: 0x00.
__IO uint32_t CFGR
 DELAY BLOCK configuration register, Address offset: 0x04.

Detailed Description

Delay Block DLYB.

Definition at line 1442 of file stm32h723xx.h.

Member Data Documentation

◆ CFGR

__IO uint32_t DLYB_TypeDef::CFGR

DELAY BLOCK configuration register, Address offset: 0x04.

Definition at line 1445 of file stm32h723xx.h.

◆ CR

__IO uint32_t DLYB_TypeDef::CR

DELAY BLOCK control register, Address offset: 0x00.

Definition at line 1444 of file stm32h723xx.h.


The documentation for this struct was generated from the following file:
  • firmware/Flight_Computer/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h