STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
FDCAN_ClockCalibrationUnit_TypeDef Struct Reference

FD Controller Area Network. More...

#include <stm32h723xx.h>

Public Attributes

__IO uint32_t CREL
 Clock Calibration Unit Core Release register, Address offset: 0x00.
__IO uint32_t CCFG
 Calibration Configuration register, Address offset: 0x04.
__IO uint32_t CSTAT
 Calibration Status register, Address offset: 0x08.
__IO uint32_t CWD
 Calibration Watchdog register, Address offset: 0x0C.
__IO uint32_t IR
 CCU Interrupt register, Address offset: 0x10.
__IO uint32_t IE
 CCU Interrupt Enable register, Address offset: 0x14.

Detailed Description

FD Controller Area Network.

Definition at line 402 of file stm32h723xx.h.

Member Data Documentation

◆ CCFG

__IO uint32_t FDCAN_ClockCalibrationUnit_TypeDef::CCFG

Calibration Configuration register, Address offset: 0x04.

Definition at line 405 of file stm32h723xx.h.

◆ CREL

__IO uint32_t FDCAN_ClockCalibrationUnit_TypeDef::CREL

Clock Calibration Unit Core Release register, Address offset: 0x00.

Definition at line 404 of file stm32h723xx.h.

◆ CSTAT

__IO uint32_t FDCAN_ClockCalibrationUnit_TypeDef::CSTAT

Calibration Status register, Address offset: 0x08.

Definition at line 406 of file stm32h723xx.h.

◆ CWD

__IO uint32_t FDCAN_ClockCalibrationUnit_TypeDef::CWD

Calibration Watchdog register, Address offset: 0x0C.

Definition at line 407 of file stm32h723xx.h.

◆ IE

__IO uint32_t FDCAN_ClockCalibrationUnit_TypeDef::IE

CCU Interrupt Enable register, Address offset: 0x14.

Definition at line 409 of file stm32h723xx.h.

◆ IR

__IO uint32_t FDCAN_ClockCalibrationUnit_TypeDef::IR

CCU Interrupt register, Address offset: 0x10.

Definition at line 408 of file stm32h723xx.h.


The documentation for this struct was generated from the following file:
  • firmware/Flight_Computer/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h