|
STAR
Cal STAR — firmware, DAQ server, and engine design
|
LPTIMIMER. More...
#include <stm32h723xx.h>
Public Attributes | |
| __IO uint32_t | ISR |
| LPTIM Interrupt and Status register, Address offset: 0x00. | |
| __IO uint32_t | ICR |
| LPTIM Interrupt Clear register, Address offset: 0x04. | |
| __IO uint32_t | IER |
| LPTIM Interrupt Enable register, Address offset: 0x08. | |
| __IO uint32_t | CFGR |
| LPTIM Configuration register, Address offset: 0x0C. | |
| __IO uint32_t | CR |
| LPTIM Control register, Address offset: 0x10. | |
| __IO uint32_t | CMP |
| LPTIM Compare register, Address offset: 0x14. | |
| __IO uint32_t | ARR |
| LPTIM Autoreload register, Address offset: 0x18. | |
| __IO uint32_t | CNT |
| LPTIM Counter register, Address offset: 0x1C. | |
| uint32_t | RESERVED1 |
| Reserved, 0x20. | |
| __IO uint32_t | CFGR2 |
| LPTIM Configuration register, Address offset: 0x24. | |
LPTIMIMER.
Definition at line 1558 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::ARR |
LPTIM Autoreload register, Address offset: 0x18.
Definition at line 1566 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::CFGR |
LPTIM Configuration register, Address offset: 0x0C.
Definition at line 1563 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::CFGR2 |
LPTIM Configuration register, Address offset: 0x24.
Definition at line 1569 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::CMP |
LPTIM Compare register, Address offset: 0x14.
Definition at line 1565 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::CNT |
LPTIM Counter register, Address offset: 0x1C.
Definition at line 1567 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::CR |
LPTIM Control register, Address offset: 0x10.
Definition at line 1564 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::ICR |
LPTIM Interrupt Clear register, Address offset: 0x04.
Definition at line 1561 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::IER |
LPTIM Interrupt Enable register, Address offset: 0x08.
Definition at line 1562 of file stm32h723xx.h.
| __IO uint32_t LPTIM_TypeDef::ISR |
LPTIM Interrupt and Status register, Address offset: 0x00.
Definition at line 1560 of file stm32h723xx.h.
| uint32_t LPTIM_TypeDef::RESERVED1 |
Reserved, 0x20.
Definition at line 1568 of file stm32h723xx.h.