STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
LTDC_Layer_TypeDef Struct Reference

LCD-TFT Display layer x Controller. More...

#include <stm32h723xx.h>

Public Attributes

__IO uint32_t CR
 LTDC Layerx Control Register Address offset: 0x84.
__IO uint32_t WHPCR
 LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88.
__IO uint32_t WVPCR
 LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C.
__IO uint32_t CKCR
 LTDC Layerx Color Keying Configuration Register Address offset: 0x90.
__IO uint32_t PFCR
 LTDC Layerx Pixel Format Configuration Register Address offset: 0x94.
__IO uint32_t CACR
 LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98.
__IO uint32_t DCCR
 LTDC Layerx Default Color Configuration Register Address offset: 0x9C.
__IO uint32_t BFCR
 LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0.
uint32_t RESERVED0 [2]
 Reserved.
__IO uint32_t CFBAR
 LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC.
__IO uint32_t CFBLR
 LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0.
__IO uint32_t CFBLNR
 LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4.
uint32_t RESERVED1 [3]
 Reserved.
__IO uint32_t CLUTWR
 LTDC Layerx CLUT Write Register Address offset: 0x144.

Detailed Description

LCD-TFT Display layer x Controller.

Definition at line 1190 of file stm32h723xx.h.

Member Data Documentation

◆ BFCR

__IO uint32_t LTDC_Layer_TypeDef::BFCR

LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0.

Definition at line 1199 of file stm32h723xx.h.

◆ CACR

__IO uint32_t LTDC_Layer_TypeDef::CACR

LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98.

Definition at line 1197 of file stm32h723xx.h.

◆ CFBAR

__IO uint32_t LTDC_Layer_TypeDef::CFBAR

LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC.

Definition at line 1201 of file stm32h723xx.h.

◆ CFBLNR

__IO uint32_t LTDC_Layer_TypeDef::CFBLNR

LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4.

Definition at line 1203 of file stm32h723xx.h.

◆ CFBLR

__IO uint32_t LTDC_Layer_TypeDef::CFBLR

LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0.

Definition at line 1202 of file stm32h723xx.h.

◆ CKCR

__IO uint32_t LTDC_Layer_TypeDef::CKCR

LTDC Layerx Color Keying Configuration Register Address offset: 0x90.

Definition at line 1195 of file stm32h723xx.h.

◆ CLUTWR

__IO uint32_t LTDC_Layer_TypeDef::CLUTWR

LTDC Layerx CLUT Write Register Address offset: 0x144.

Definition at line 1205 of file stm32h723xx.h.

◆ CR

__IO uint32_t LTDC_Layer_TypeDef::CR

LTDC Layerx Control Register Address offset: 0x84.

Definition at line 1192 of file stm32h723xx.h.

◆ DCCR

__IO uint32_t LTDC_Layer_TypeDef::DCCR

LTDC Layerx Default Color Configuration Register Address offset: 0x9C.

Definition at line 1198 of file stm32h723xx.h.

◆ PFCR

__IO uint32_t LTDC_Layer_TypeDef::PFCR

LTDC Layerx Pixel Format Configuration Register Address offset: 0x94.

Definition at line 1196 of file stm32h723xx.h.

◆ RESERVED0

uint32_t LTDC_Layer_TypeDef::RESERVED0[2]

Reserved.

Definition at line 1200 of file stm32h723xx.h.

◆ RESERVED1

uint32_t LTDC_Layer_TypeDef::RESERVED1[3]

Reserved.

Definition at line 1204 of file stm32h723xx.h.

◆ WHPCR

__IO uint32_t LTDC_Layer_TypeDef::WHPCR

LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88.

Definition at line 1193 of file stm32h723xx.h.

◆ WVPCR

__IO uint32_t LTDC_Layer_TypeDef::WVPCR

LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C.

Definition at line 1194 of file stm32h723xx.h.


The documentation for this struct was generated from the following file:
  • firmware/Flight_Computer/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h