STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
SPDIFRX_TypeDef Struct Reference

SPDIF-RX Interface. More...

#include <stm32h723xx.h>

Public Attributes

__IO uint32_t CR
 Control register, Address offset: 0x00.
__IO uint32_t IMR
 Interrupt mask register, Address offset: 0x04.
__IO uint32_t SR
 Status register, Address offset: 0x08.
__IO uint32_t IFCR
 Interrupt Flag Clear register, Address offset: 0x0C.
__IO uint32_t DR
 Data input register, Address offset: 0x10.
__IO uint32_t CSR
 Channel Status register, Address offset: 0x14.
__IO uint32_t DIR
 Debug Information register, Address offset: 0x18.
uint32_t RESERVED2
 Reserved, 0x1A.

Detailed Description

SPDIF-RX Interface.

Definition at line 1390 of file stm32h723xx.h.

Member Data Documentation

◆ CR

__IO uint32_t SPDIFRX_TypeDef::CR

Control register, Address offset: 0x00.

Definition at line 1392 of file stm32h723xx.h.

◆ CSR

__IO uint32_t SPDIFRX_TypeDef::CSR

Channel Status register, Address offset: 0x14.

Definition at line 1397 of file stm32h723xx.h.

◆ DIR

__IO uint32_t SPDIFRX_TypeDef::DIR

Debug Information register, Address offset: 0x18.

Definition at line 1398 of file stm32h723xx.h.

◆ DR

__IO uint32_t SPDIFRX_TypeDef::DR

Data input register, Address offset: 0x10.

Definition at line 1396 of file stm32h723xx.h.

◆ IFCR

__IO uint32_t SPDIFRX_TypeDef::IFCR

Interrupt Flag Clear register, Address offset: 0x0C.

Definition at line 1395 of file stm32h723xx.h.

◆ IMR

__IO uint32_t SPDIFRX_TypeDef::IMR

Interrupt mask register, Address offset: 0x04.

Definition at line 1393 of file stm32h723xx.h.

◆ RESERVED2

uint32_t SPDIFRX_TypeDef::RESERVED2

Reserved, 0x1A.

Definition at line 1399 of file stm32h723xx.h.

◆ SR

__IO uint32_t SPDIFRX_TypeDef::SR

Status register, Address offset: 0x08.

Definition at line 1394 of file stm32h723xx.h.


The documentation for this struct was generated from the following file:
  • firmware/Flight_Computer/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h