STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
USART_TypeDef Struct Reference

Universal Synchronous Asynchronous Receiver Transmitter. More...

#include <stm32h723xx.h>

Public Attributes

__IO uint32_t CR1
 USART Control register 1, Address offset: 0x00.
__IO uint32_t CR2
 USART Control register 2, Address offset: 0x04.
__IO uint32_t CR3
 USART Control register 3, Address offset: 0x08.
__IO uint32_t BRR
 USART Baud rate register, Address offset: 0x0C.
__IO uint32_t GTPR
 USART Guard time and prescaler register, Address offset: 0x10.
__IO uint32_t RTOR
 USART Receiver Time Out register, Address offset: 0x14.
__IO uint32_t RQR
 USART Request register, Address offset: 0x18.
__IO uint32_t ISR
 USART Interrupt and status register, Address offset: 0x1C.
__IO uint32_t ICR
 USART Interrupt flag Clear register, Address offset: 0x20.
__IO uint32_t RDR
 USART Receive Data register, Address offset: 0x24.
__IO uint32_t TDR
 USART Transmit Data register, Address offset: 0x28.
__IO uint32_t PRESC
 USART clock Prescaler register, Address offset: 0x2C.

Detailed Description

Universal Synchronous Asynchronous Receiver Transmitter.

Definition at line 1595 of file stm32h723xx.h.

Member Data Documentation

◆ BRR

__IO uint32_t USART_TypeDef::BRR

USART Baud rate register, Address offset: 0x0C.

Definition at line 1600 of file stm32h723xx.h.

◆ CR1

__IO uint32_t USART_TypeDef::CR1

USART Control register 1, Address offset: 0x00.

Definition at line 1597 of file stm32h723xx.h.

◆ CR2

__IO uint32_t USART_TypeDef::CR2

USART Control register 2, Address offset: 0x04.

Definition at line 1598 of file stm32h723xx.h.

◆ CR3

__IO uint32_t USART_TypeDef::CR3

USART Control register 3, Address offset: 0x08.

Definition at line 1599 of file stm32h723xx.h.

◆ GTPR

__IO uint32_t USART_TypeDef::GTPR

USART Guard time and prescaler register, Address offset: 0x10.

Definition at line 1601 of file stm32h723xx.h.

◆ ICR

__IO uint32_t USART_TypeDef::ICR

USART Interrupt flag Clear register, Address offset: 0x20.

Definition at line 1605 of file stm32h723xx.h.

◆ ISR

__IO uint32_t USART_TypeDef::ISR

USART Interrupt and status register, Address offset: 0x1C.

Definition at line 1604 of file stm32h723xx.h.

◆ PRESC

__IO uint32_t USART_TypeDef::PRESC

USART clock Prescaler register, Address offset: 0x2C.

Definition at line 1608 of file stm32h723xx.h.

◆ RDR

__IO uint32_t USART_TypeDef::RDR

USART Receive Data register, Address offset: 0x24.

Definition at line 1606 of file stm32h723xx.h.

◆ RQR

__IO uint32_t USART_TypeDef::RQR

USART Request register, Address offset: 0x18.

Definition at line 1603 of file stm32h723xx.h.

◆ RTOR

__IO uint32_t USART_TypeDef::RTOR

USART Receiver Time Out register, Address offset: 0x14.

Definition at line 1602 of file stm32h723xx.h.

◆ TDR

__IO uint32_t USART_TypeDef::TDR

USART Transmit Data register, Address offset: 0x28.

Definition at line 1607 of file stm32h723xx.h.


The documentation for this struct was generated from the following file:
  • firmware/Flight_Computer/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h