31 return one_mhz && started;
35 return htim2.Instance->CNT;
board_pps_t board_time_last_pps(void)
static uint32_t tim2_kernel_hz(void)
static volatile uint32_t pps_count
uint32_t board_time_us(void)
bool board_time_start(void)
static volatile uint32_t pps_edge_us
#define READ_BIT(REG, BIT)
#define RCC_D2CFGR_D2PPRE1_DIV4
APB1 clock divided by 4.
#define RCC_CFGR_TIMPRE
0x00008000
#define RCC_D2CFGR_D2PPRE1_DIV1
APB1 clock not divided.
#define RCC_D2CFGR_D2PPRE1_DIV2
APB1 clock divided by 2.
#define RCC_D2CFGR_D2PPRE1
D1PPRE1[2:0] bits (APB1 prescaler).
uint32_t HAL_RCC_GetHCLKFreq(void)
uint32_t HAL_RCC_GetPCLK1Freq(void)
#define TIM_CHANNEL_4
Capture/compare channel 4 identifier.
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
@ HAL_TIM_ACTIVE_CHANNEL_4
The active channel is 4.
size_type count(const key_type &key) const
TIM Time Base Handle Structure definition.
TIM_TypeDef * Instance
Register base address.
HAL_TIM_ActiveChannel Channel
Active channel.