STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
RCC_PLL2InitTypeDef Struct Reference
STM32H7xx_HAL_Driver » RCCEx » RCCEx Exported Types

PLL2 Clock structure definition. More...

#include <stm32h7xx_hal_rcc_ex.h>

Public Attributes

uint32_t PLL2M
 PLL2M: Division factor for PLL2 VCO input clock.
uint32_t PLL2N
 PLL2N: Multiplication factor for PLL2 VCO output clock.
uint32_t PLL2P
 PLL2P: Division factor for system clock.
uint32_t PLL2Q
 PLL2Q: Division factor for peripheral clocks.
uint32_t PLL2R
 PLL2R: Division factor for peripheral clocks.
uint32_t PLL2RGE
 PLL2RGE: PLL2 clock Input range This parameter must be a value of RCC PLL2 VCI Range.
uint32_t PLL2VCOSEL
 PLL2VCOSEL: PLL2 clock Output range This parameter must be a value of RCC PLL2 VCO Range.
uint32_t PLL2FRACN
 PLL2FRACN: Specifies Fractional Part Of The Multiplication Factor for PLL2 VCO It should be a value between 0 and 8191.

Detailed Description

PLL2 Clock structure definition.

Definition at line 45 of file stm32h7xx_hal_rcc_ex.h.

Member Data Documentation

◆ PLL2FRACN

uint32_t RCC_PLL2InitTypeDef::PLL2FRACN

PLL2FRACN: Specifies Fractional Part Of The Multiplication Factor for PLL2 VCO It should be a value between 0 and 8191.

Definition at line 70 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2M

uint32_t RCC_PLL2InitTypeDef::PLL2M

PLL2M: Division factor for PLL2 VCO input clock.

This parameter must be a number between Min_Data = 1 and Max_Data = 63

Definition at line 48 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2N

uint32_t RCC_PLL2InitTypeDef::PLL2N

PLL2N: Multiplication factor for PLL2 VCO output clock.

This parameter must be a number between Min_Data = 4 and Max_Data = 512 or between Min_Data = 8 and Max_Data = 420(*) (*) : For stm32h7a3xx and stm32h7b3xx family lines.

Definition at line 51 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2P

uint32_t RCC_PLL2InitTypeDef::PLL2P

PLL2P: Division factor for system clock.

This parameter must be a number between Min_Data = 2 and Max_Data = 128 odd division factors are not allowed

Definition at line 56 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2Q

uint32_t RCC_PLL2InitTypeDef::PLL2Q

PLL2Q: Division factor for peripheral clocks.

This parameter must be a number between Min_Data = 1 and Max_Data = 128

Definition at line 60 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2R

uint32_t RCC_PLL2InitTypeDef::PLL2R

PLL2R: Division factor for peripheral clocks.

This parameter must be a number between Min_Data = 1 and Max_Data = 128

Definition at line 63 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2RGE

uint32_t RCC_PLL2InitTypeDef::PLL2RGE

PLL2RGE: PLL2 clock Input range This parameter must be a value of RCC PLL2 VCI Range.

Definition at line 65 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

◆ PLL2VCOSEL

uint32_t RCC_PLL2InitTypeDef::PLL2VCOSEL

PLL2VCOSEL: PLL2 clock Output range This parameter must be a value of RCC PLL2 VCO Range.

Definition at line 67 of file stm32h7xx_hal_rcc_ex.h.

Referenced by HAL_ADC_MspInit().

The documentation for this struct was generated from the following file: