STAR
Cal STAR — firmware, DAQ server, and engine design
Loading...
Searching...
No Matches
RCC Private macros to check input parameters
Collaboration diagram for RCC Private macros to check input parameters:

Macros

#define IS_RCC_OSCILLATORTYPE(OSCILLATOR)
#define IS_RCC_HSE(HSE)
#define IS_RCC_LSE(LSE)
#define IS_RCC_HSI(HSI)
#define IS_RCC_HSI48(HSI48)
#define IS_RCC_LSI(LSI)
#define IS_RCC_CSI(CSI)
#define IS_RCC_PLL(PLL)
#define IS_RCC_PLLSOURCE(SOURCE)
#define IS_RCC_PLLRGE_VALUE(VALUE)
#define IS_RCC_PLLVCO_VALUE(VALUE)
#define IS_RCC_PLLFRACN_VALUE(VALUE)
#define IS_RCC_PLLM_VALUE(VALUE)
#define IS_RCC_PLLN_VALUE(VALUE)
#define IS_RCC_PLLP_VALUE(VALUE)
#define IS_RCC_PLLQ_VALUE(VALUE)
#define IS_RCC_PLLR_VALUE(VALUE)
#define IS_RCC_PLLCLOCKOUT_VALUE(VALUE)
#define IS_RCC_CLOCKTYPE(CLK)
#define IS_RCC_SYSCLKSOURCE(SOURCE)
#define IS_RCC_SYSCLK(SYSCLK)
#define IS_RCC_HCLK(HCLK)
#define IS_RCC_CDPCLK1(CDPCLK1)
#define IS_RCC_D1PCLK1   IS_RCC_CDPCLK1 /* for legacy compatibility between H7 lines */
#define IS_RCC_PCLK1(PCLK1)
#define IS_RCC_PCLK2(PCLK2)
#define IS_RCC_SRDPCLK1(SRDPCLK1)
#define IS_RCC_D3PCLK1   IS_RCC_SRDPCLK1 /* for legacy compatibility between H7 lines*/
#define IS_RCC_RTCCLKSOURCE(SOURCE)
#define IS_RCC_MCO(MCOx)
#define IS_RCC_MCO1SOURCE(SOURCE)
#define IS_RCC_MCO2SOURCE(SOURCE)
#define IS_RCC_MCODIV(DIV)
#define IS_RCC_FLAG(FLAG)
#define IS_RCC_HSICALIBRATION_VALUE(VALUE)
#define IS_RCC_CSICALIBRATION_VALUE(VALUE)
#define IS_RCC_STOP_WAKEUPCLOCK(SOURCE)
#define IS_RCC_STOP_KERWAKEUPCLOCK(SOURCE)

Detailed Description

Macro Definition Documentation

◆ IS_RCC_CDPCLK1

#define IS_RCC_CDPCLK1 ( CDPCLK1)
Value:
(((CDPCLK1) == RCC_APB3_DIV1) || ((CDPCLK1) == RCC_APB3_DIV2) || \
((CDPCLK1) == RCC_APB3_DIV4) || ((CDPCLK1) == RCC_APB3_DIV8) || \
((CDPCLK1) == RCC_APB3_DIV16))
#define RCC_APB3_DIV2
#define RCC_APB3_DIV16
#define RCC_APB3_DIV1
#define RCC_APB3_DIV4
#define RCC_APB3_DIV8

Definition at line 8119 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_CLOCKTYPE

#define IS_RCC_CLOCKTYPE ( CLK)
Value:
((1U <= (CLK)) && ((CLK) <= 0x3FU))

Definition at line 8099 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_CSI

#define IS_RCC_CSI ( CSI)
Value:
(((CSI) == RCC_CSI_OFF) || ((CSI) == RCC_CSI_ON))
#define RCC_CSI_OFF
#define RCC_CSI_ON

Definition at line 8066 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_CSICALIBRATION_VALUE

#define IS_RCC_CSICALIBRATION_VALUE ( VALUE)
Value:
((VALUE) <= 0x3FU)

Definition at line 8239 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_D1PCLK1

#define IS_RCC_D1PCLK1   IS_RCC_CDPCLK1 /* for legacy compatibility between H7 lines */

Definition at line 8123 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_D3PCLK1

#define IS_RCC_D3PCLK1   IS_RCC_SRDPCLK1 /* for legacy compatibility between H7 lines*/

Definition at line 8137 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_FLAG

#define IS_RCC_FLAG ( FLAG)
Value:
(((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_CSIRDY) || \
((FLAG) == RCC_FLAG_HSI48RDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
((FLAG) == RCC_FLAG_CPUCKRDY) || ((FLAG) == RCC_FLAG_CDCKRDY) || \
((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_PLL2RDY) || \
((FLAG) == RCC_FLAG_PLL3RDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
((FLAG) == RCC_FLAG_LSIRDY) || \
((FLAG) == RCC_FLAG_CDRST) || ((FLAG) == RCC_FLAG_BORRST) || \
((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \
((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDG1RST)|| \
((FLAG) == RCC_FLAG_WWDG1RST) || ((FLAG) == RCC_FLAG_LPWR1RST)|| \
((FLAG) == RCC_FLAG_LPWR2RST) || ((FLAG) == RCC_FLAG_HSIDIV ))
#define RCC_FLAG_PLL3RDY
#define RCC_FLAG_HSERDY
#define RCC_FLAG_PLL2RDY
#define RCC_FLAG_BORRST
#define RCC_FLAG_PORRST
#define RCC_FLAG_WWDG1RST
#define RCC_FLAG_IWDG1RST
#define RCC_FLAG_LPWR2RST
#define RCC_FLAG_CSIRDY
#define RCC_FLAG_HSIDIV
#define RCC_FLAG_CPUCKRDY
#define RCC_FLAG_HSIRDY
#define RCC_FLAG_LSIRDY
#define RCC_FLAG_CDRST
#define RCC_FLAG_HSI48RDY
#define RCC_FLAG_PINRST
#define RCC_FLAG_LPWR1RST
#define RCC_FLAG_LSERDY
#define RCC_FLAG_CDCKRDY
#define RCC_FLAG_SFTRST
#define RCC_FLAG_PLLRDY

Definition at line 8223 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_HCLK

#define IS_RCC_HCLK ( HCLK)
Value:
(((HCLK) == RCC_HCLK_DIV1) || ((HCLK) == RCC_HCLK_DIV2) || \
((HCLK) == RCC_HCLK_DIV4) || ((HCLK) == RCC_HCLK_DIV8) || \
((HCLK) == RCC_HCLK_DIV16) || ((HCLK) == RCC_HCLK_DIV64) || \
((HCLK) == RCC_HCLK_DIV128) || ((HCLK) == RCC_HCLK_DIV256) || \
((HCLK) == RCC_HCLK_DIV512))
#define RCC_HCLK_DIV256
#define RCC_HCLK_DIV16
#define RCC_HCLK_DIV2
#define RCC_HCLK_DIV512
#define RCC_HCLK_DIV128
#define RCC_HCLK_DIV4
#define RCC_HCLK_DIV1
#define RCC_HCLK_DIV64
#define RCC_HCLK_DIV8

Definition at line 8113 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_HSE

#define IS_RCC_HSE ( HSE)
Value:
(((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
((HSE) == RCC_HSE_BYPASS))
#define RCC_HSE_OFF
#define RCC_HSE_BYPASS
#define RCC_HSE_ON

Definition at line 8046 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_HSI

#define IS_RCC_HSI ( HSI)
Value:
(((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON) || \
((HSI) == RCC_HSI_DIV1) || ((HSI) == RCC_HSI_DIV2) || \
((HSI) == RCC_HSI_DIV4) || ((HSI) == RCC_HSI_DIV8))
#define RCC_HSI_DIV8
HSI_DIV8 clock activation.
#define RCC_HSI_ON
HSI clock activation.
#define RCC_HSI_OFF
HSI clock deactivation.
#define RCC_HSI_DIV4
HSI_DIV4 clock activation.
#define RCC_HSI_DIV2
HSI_DIV2 clock activation.
#define RCC_HSI_DIV1
HSI_DIV1 clock activation.

Definition at line 8058 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_HSI48

#define IS_RCC_HSI48 ( HSI48)
Value:
(((HSI48) == RCC_HSI48_OFF) || ((HSI48) == RCC_HSI48_ON))
#define RCC_HSI48_OFF
#define RCC_HSI48_ON

Definition at line 8062 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_HSICALIBRATION_VALUE

#define IS_RCC_HSICALIBRATION_VALUE ( VALUE)
Value:
((VALUE) <= 0x7FU)

Definition at line 8238 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_LSE

#define IS_RCC_LSE ( LSE)
Value:
(((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
((LSE) == RCC_LSE_BYPASS))
#define RCC_LSE_OFF
#define RCC_LSE_BYPASS
#define RCC_LSE_ON

Definition at line 8054 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_LSI

#define IS_RCC_LSI ( LSI)
Value:
(((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))
#define RCC_LSI_ON
#define RCC_LSI_OFF

Definition at line 8064 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_MCO

#define IS_RCC_MCO ( MCOx)
Value:
(((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2))
#define RCC_MCO1
#define RCC_MCO2

Definition at line 8172 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_MCO1SOURCE

#define IS_RCC_MCO1SOURCE ( SOURCE)
Value:
(((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \
((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLL1QCLK) || \
((SOURCE) == RCC_MCO1SOURCE_HSI48))
#define RCC_MCO1SOURCE_HSI48
#define RCC_MCO1SOURCE_HSE
#define RCC_MCO1SOURCE_LSE
#define RCC_MCO1SOURCE_PLL1QCLK
#define RCC_MCO1SOURCE_HSI

Definition at line 8174 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_MCO2SOURCE

#define IS_RCC_MCO2SOURCE ( SOURCE)
Value:
(((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLL2PCLK) || \
((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK) || \
((SOURCE) == RCC_MCO2SOURCE_CSICLK) || ((SOURCE) == RCC_MCO2SOURCE_LSICLK))
#define RCC_MCO2SOURCE_CSICLK
#define RCC_MCO2SOURCE_SYSCLK
#define RCC_MCO2SOURCE_PLLCLK
#define RCC_MCO2SOURCE_HSE
#define RCC_MCO2SOURCE_PLL2PCLK
#define RCC_MCO2SOURCE_LSICLK

Definition at line 8178 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_MCODIV

#define IS_RCC_MCODIV ( DIV)
Value:
(((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || \
((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \
((DIV) == RCC_MCODIV_5) || ((DIV) == RCC_MCODIV_6) || \
((DIV) == RCC_MCODIV_7) || ((DIV) == RCC_MCODIV_8) || \
((DIV) == RCC_MCODIV_9) || ((DIV) == RCC_MCODIV_10) || \
((DIV) == RCC_MCODIV_11) || ((DIV) == RCC_MCODIV_12) || \
((DIV) == RCC_MCODIV_13) || ((DIV) == RCC_MCODIV_14) || \
((DIV) == RCC_MCODIV_15))
#define RCC_MCODIV_6
#define RCC_MCODIV_9
#define RCC_MCODIV_12
#define RCC_MCODIV_10
#define RCC_MCODIV_11
#define RCC_MCODIV_4
#define RCC_MCODIV_1
#define RCC_MCODIV_14
#define RCC_MCODIV_2
#define RCC_MCODIV_5
#define RCC_MCODIV_13
#define RCC_MCODIV_3
#define RCC_MCODIV_7
#define RCC_MCODIV_8
#define RCC_MCODIV_15

Definition at line 8182 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_OSCILLATORTYPE

#define IS_RCC_OSCILLATORTYPE ( OSCILLATOR)
Value:
(((OSCILLATOR) == RCC_OSCILLATORTYPE_NONE) || \
#define RCC_OSCILLATORTYPE_HSI48
#define RCC_OSCILLATORTYPE_HSE
#define RCC_OSCILLATORTYPE_LSI
#define RCC_OSCILLATORTYPE_NONE
#define RCC_OSCILLATORTYPE_CSI
#define RCC_OSCILLATORTYPE_LSE
#define RCC_OSCILLATORTYPE_HSI

Definition at line 8034 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PCLK1

#define IS_RCC_PCLK1 ( PCLK1)
Value:
(((PCLK1) == RCC_APB1_DIV1) || ((PCLK1) == RCC_APB1_DIV2) || \
((PCLK1) == RCC_APB1_DIV4) || ((PCLK1) == RCC_APB1_DIV8) || \
((PCLK1) == RCC_APB1_DIV16))
#define RCC_APB1_DIV2
#define RCC_APB1_DIV4
#define RCC_APB1_DIV8
#define RCC_APB1_DIV1
#define RCC_APB1_DIV16

Definition at line 8125 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PCLK2

#define IS_RCC_PCLK2 ( PCLK2)
Value:
(((PCLK2) == RCC_APB2_DIV1) || ((PCLK2) == RCC_APB2_DIV2) || \
((PCLK2) == RCC_APB2_DIV4) || ((PCLK2) == RCC_APB2_DIV8) || \
((PCLK2) == RCC_APB2_DIV16))
#define RCC_APB2_DIV16
#define RCC_APB2_DIV1
#define RCC_APB2_DIV2
#define RCC_APB2_DIV8
#define RCC_APB2_DIV4

Definition at line 8129 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLL

#define IS_RCC_PLL ( PLL)
Value:
(((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || \
((PLL) == RCC_PLL_ON))
#define RCC_PLL_OFF
#define RCC_PLL_NONE
#define RCC_PLL_ON

Definition at line 8068 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLCLOCKOUT_VALUE

#define IS_RCC_PLLCLOCKOUT_VALUE ( VALUE)
Value:
(((VALUE) == RCC_PLL1_DIVP) || \
((VALUE) == RCC_PLL1_DIVQ) || \
((VALUE) == RCC_PLL1_DIVR))
#define RCC_PLL1_DIVQ
#define RCC_PLL1_DIVR
#define RCC_PLL1_DIVP

Definition at line 8095 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLFRACN_VALUE

#define IS_RCC_PLLFRACN_VALUE ( VALUE)
Value:
((VALUE) <= 8191U)

Definition at line 8083 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLM_VALUE

#define IS_RCC_PLLM_VALUE ( VALUE)
Value:
((1U <= (VALUE)) && ((VALUE) <= 63U))

Definition at line 8085 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLN_VALUE

#define IS_RCC_PLLN_VALUE ( VALUE)
Value:
((4U <= (VALUE)) && ((VALUE) <= 512U))

Definition at line 8087 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLP_VALUE

#define IS_RCC_PLLP_VALUE ( VALUE)
Value:
((1U <= (VALUE)) && ((VALUE) <= 128U))

Definition at line 8091 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLQ_VALUE

#define IS_RCC_PLLQ_VALUE ( VALUE)
Value:
((1U <= (VALUE)) && ((VALUE) <= 128U))

Definition at line 8092 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLR_VALUE

#define IS_RCC_PLLR_VALUE ( VALUE)
Value:
((1U <= (VALUE)) && ((VALUE) <= 128U))

Definition at line 8093 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLRGE_VALUE

#define IS_RCC_PLLRGE_VALUE ( VALUE)
Value:
(((VALUE) == RCC_PLL1VCIRANGE_0) || \
((VALUE) == RCC_PLL1VCIRANGE_1) || \
((VALUE) == RCC_PLL1VCIRANGE_2) || \
((VALUE) == RCC_PLL1VCIRANGE_3))
#define RCC_PLL1VCIRANGE_1
Clock range frequency between 2 and 4 MHz.
#define RCC_PLL1VCIRANGE_2
Clock range frequency between 4 and 8 MHz.
#define RCC_PLL1VCIRANGE_3
Clock range frequency between 8 and 16 MHz.
#define RCC_PLL1VCIRANGE_0
Clock range frequency between 1 and 2 MHz.

Definition at line 8076 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLSOURCE

#define IS_RCC_PLLSOURCE ( SOURCE)
Value:
(((SOURCE) == RCC_PLLSOURCE_CSI) || \
((SOURCE) == RCC_PLLSOURCE_HSI) || \
((SOURCE) == RCC_PLLSOURCE_NONE) || \
((SOURCE) == RCC_PLLSOURCE_HSE))
#define RCC_PLLSOURCE_HSI
#define RCC_PLLSOURCE_HSE
#define RCC_PLLSOURCE_NONE
#define RCC_PLLSOURCE_CSI

Definition at line 8071 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_PLLVCO_VALUE

#define IS_RCC_PLLVCO_VALUE ( VALUE)
Value:
(((VALUE) == RCC_PLL1VCOWIDE) || ((VALUE) == RCC_PLL1VCOMEDIUM))
#define RCC_PLL1VCOMEDIUM
#define RCC_PLL1VCOWIDE

Definition at line 8081 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_RTCCLKSOURCE

#define IS_RCC_RTCCLKSOURCE ( SOURCE)

Definition at line 8139 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_SRDPCLK1

#define IS_RCC_SRDPCLK1 ( SRDPCLK1)
Value:
(((SRDPCLK1) == RCC_APB4_DIV1) || ((SRDPCLK1) == RCC_APB4_DIV2) || \
((SRDPCLK1) == RCC_APB4_DIV4) || ((SRDPCLK1) == RCC_APB4_DIV8) || \
((SRDPCLK1) == RCC_APB4_DIV16))
#define RCC_APB4_DIV1
#define RCC_APB4_DIV8
#define RCC_APB4_DIV2
#define RCC_APB4_DIV4
#define RCC_APB4_DIV16

Definition at line 8133 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_STOP_KERWAKEUPCLOCK

#define IS_RCC_STOP_KERWAKEUPCLOCK ( SOURCE)
Value:
(((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_CSI) || \
#define RCC_STOP_KERWAKEUPCLOCK_CSI
#define RCC_STOP_KERWAKEUPCLOCK_HSI

Definition at line 8244 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_STOP_WAKEUPCLOCK

#define IS_RCC_STOP_WAKEUPCLOCK ( SOURCE)
Value:
(((SOURCE) == RCC_STOP_WAKEUPCLOCK_CSI) || \
((SOURCE) == RCC_STOP_WAKEUPCLOCK_HSI))
#define RCC_STOP_WAKEUPCLOCK_CSI
#define RCC_STOP_WAKEUPCLOCK_HSI

Definition at line 8241 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_SYSCLK

#define IS_RCC_SYSCLK ( SYSCLK)
Value:
(((SYSCLK) == RCC_SYSCLK_DIV1) || ((SYSCLK) == RCC_SYSCLK_DIV2) || \
((SYSCLK) == RCC_SYSCLK_DIV4) || ((SYSCLK) == RCC_SYSCLK_DIV8) || \
((SYSCLK) == RCC_SYSCLK_DIV16) || ((SYSCLK) == RCC_SYSCLK_DIV64) || \
((SYSCLK) == RCC_SYSCLK_DIV128) || ((SYSCLK) == RCC_SYSCLK_DIV256) || \
((SYSCLK) == RCC_SYSCLK_DIV512))
#define RCC_SYSCLK_DIV1
#define RCC_SYSCLK_DIV128
#define RCC_SYSCLK_DIV4
#define RCC_SYSCLK_DIV64
#define RCC_SYSCLK_DIV8
#define RCC_SYSCLK_DIV16
#define RCC_SYSCLK_DIV256
#define RCC_SYSCLK_DIV512
#define RCC_SYSCLK_DIV2

Definition at line 8106 of file stm32h7xx_hal_rcc.h.

◆ IS_RCC_SYSCLKSOURCE

#define IS_RCC_SYSCLKSOURCE ( SOURCE)
Value:
(((SOURCE) == RCC_SYSCLKSOURCE_CSI) || \
((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \
((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \
((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK))
#define RCC_SYSCLKSOURCE_PLLCLK
#define RCC_SYSCLKSOURCE_CSI
#define RCC_SYSCLKSOURCE_HSE
#define RCC_SYSCLKSOURCE_HSI

Definition at line 8101 of file stm32h7xx_hal_rcc.h.